ADSM-L
[Top] [All Lists]
<prev [Date] next>
[Advanced]
 <prev [Thread] next>

Re: TSM and Capacity Planning

2002-04-15 13:50:23
Subject: Re: TSM and Capacity Planning
From: "Joshua S. Bassi" <jbassi AT IHWY DOT COM>
Date: Mon, 15 Apr 2002 10:37:57 -0700 
This would definitely be true.  If you look at today's processor
technology: 3 UltraSPARC chips = 1 POWER4 chip.  A 32-way p690 (Regatta)
is more powerful than a 106-way E15K.


--
Joshua S. Bassi
Joshua S. Bassi
Sr. Solutions Architect @ rs-unix.com
IBM Certified - AIX/HACMP, SAN, Shark
Tivoli Certified Consultant- ADSM/TSM
Cell (415) 215-0326
[More with this subject...]
<Prev in Thread] Current Thread [Next in Thread>
Previous by Date:  Re: TSM and Capacity Planning, Joshua S. Bassi
Next by Date:  Re: TSM (ADSM) for OS/400 (AS/400) platform....., Burton, Robert
Previous by Thread:  Re: TSM and Capacity Planning, Bill Mansfield
Next by Thread:  Re: TSM and Capacity Planning, Brenda Collins
Indexes:  [Date] [Thread] [Top] [All Lists]